Plasma Etching Processes for CMOS Devices Realization

Plasma etching has long enabled the perpetuation of Moore's Law. Today, etch compensation helps to create devices that are smaller than 20 nm. But, with the constant downscaling in device dimensions and the emergence of complex 3D structures (like FinFet, Nanowire and stacked nanowire at longer term) and sub 20 nm devices, plasma etching requirements have become more and more stringent. Now more than ever, plasma etch technology is used to push the limits of semiconductor device fabrication into the nanoelectronics age. This will require improvement in plasma technology (plasma sources, chamber design, etc.), new chemistries (etch gases, flows, interactions with substrates, etc.) as well as a compatibility with new patterning techniques such as multiple patterning, EUV lithography, Direct Self Assembly, ebeam lithography or nanoimprint lithography. This book presents these etch challenges and associated solutions encountered throughout the years for transistor realization.

Helps readers discover the master technology used to pattern complex structures involving various materialsExplores the capabilities of cold plasmas to generate well controlled etched profiles and high etch selectivities between materialsTeaches users how etch compensation helps to create devices that are smaller than 20 nm

1. CMOS Devices Through the Years 2. Plasma Etching in Microelectronics 3. Patterning Challenges in Microelectronics 4. Plasma Etch Challenges for Gate Patterning