Verilog Coding for Logic Synthesis

A practical introduction to writing synthesizable Verilog code
Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry.
Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real–life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.
Expert design engineer Weng Fook Lee:Introduces the usage of Verilog and VHDLDescribes a design flow for ASIC designDiscusses basic concepts of Verilog codingExplores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operatorsExplains how a design project of a programmable timer is implementedReveals the design of a programmable logic block for peripheral interface
Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language.

Spis treści:
Table of Figures.
Table of Examples.
List of Tables.
Preface.
Acknowledgments.
Trademarks.
Introduction.
Asic Design Flow.
Verilog Coding.
Coding Style: Best–Known Method for Synthesis.
Design Example of Programmable Timer.
Design Example of Programmable Logic Block for Peripheral Interface.

Nota biograficzna:
WENG FOOK L EE is a prominent member of the Technical Staff (MTS) at Advanced Micro Devices (AMD) Design Center. He has vast experience in designing with Verilog and VHDL, and is an acknowledged expert in the field of RTL coding and logic synthesis. Lee is an expert at synthesizing and tweaking design synthesis, and in developing and implementing new logic verification, synthesis, auto–place–route, and back–annotation design methodology. He has experience in the design and synthesis of PCI, ISA and LPC bridges, chipsets, microcontrollers, RISC microprocessors, and state–of–the–art, high–speed, low–power flash memory.

Okładka tylna:
A practical introduction to writing synthesizable Verilog code
Rapid change in IC chip complexity and the pressure to design more complex IC chips at a faster pace has forced design engineers to find a more efficient and productive method to create schematics with large amounts of logic gates. This has led to the development of Verilog; one of the two types of Hardware Description Language (HDL) currently used in the industry.
Verilog Coding for Logic Synthesis is a practical text that has been written specifically for students and engineers who are interested in learning how to write synthesizable Verilog code. Starting with simple verilog coding and progressing to complex real–life design examples, Verilog Coding for Logic Synthesis prepares you for a variety of situations that are bound to occur while utilizing Verilog.
Expert design engineer Weng Fook Lee:Introduces the usage of Verilog and VHDLDescribes a design flow for ASIC designDiscusses basic concepts of Verilog codingExplores the common practices and coding style that are used when coding for synthesis and shows you the common coding style on Verilog operatorsExplains how a design project of a programmable timer is implementedReveals the design of a programmable logic block for peripheral interface
Filled with practical advice, functional flowcharts and waveforms, and over ninety examples, Verilog Coding for Logic Synthesis will help you fully understand the concepts and coding style of important industry language.