Jeżeli nie znalazłeś poszukiwanej książki, skontaktuj się z nami wypełniając formularz kontaktowy.

Ta strona używa plików cookies, by ułatwić korzystanie z serwisu. Mogą Państwo określić warunki przechowywania lub dostępu do plików cookies w swojej przeglądarce zgodnie z polityką prywatności.

Wydawcy

Literatura do programów

Informacje szczegółowe o książce

Interconnect Analysis and Synthesis - ISBN 9780471293668

Interconnect Analysis and Synthesis

ISBN 9780471293668

Autor: Chung–Kuan Cheng, John Lillis, Shen Lin, Norman Chang

Wydawca: Wiley

Dostępność: 3-6 tygodni

Cena: 724,50 zł

Przed złożeniem zamówienia prosimy o kontakt mailowy celem potwierdzenia ceny.


ISBN13:      

9780471293668

ISBN10:      

0471293660

Autor:      

Chung–Kuan Cheng, John Lillis, Shen Lin, Norman Chang

Oprawa:      

Hardback

Rok Wydania:      

1999-11-30

Ilość stron:      

262

Wymiary:      

240x159

Tematy:      

TJ

State–of–the–art methods and current perspectives on interconnect The irrepressible march toward smaller and faster integrated circuits has made interconnect a hot topic for semiconductor research. The effects of wire size, topology construction, and network design on system performance and reliability have all been thoroughly investigated in recent years. Interconnect Analysis and Synthesis provides CAD researchers and engineers with powerful, state–of–the–art tools for the analysis, design, and optimization of interconnect. It brings together a wealth of information previously scattered throughout the literature, explaining in depth available analysis techniques and presenting a range of CAD algorithms for synthesizing and optimizing interconnect. Along with examples and results from the semiconductor industry and 150 illustrations, this practical work features:
∗ Models for interconnect as well as devices and the impact of scaling trends
∗ Modern analysis techniques, from matrix reduction and moment matching to transmission–line analysis
∗ An overview of the effects of inductance on on–chip interconnect
∗ Flexible CAD algorithms that can be generalized for different needs, from buffer insertion to wire sizing to routing topology
∗ Emphasis on realistic problem formulations, addressing key design tradeoffs such as those between area and performance

Spis treści:
Interconnect Models.
Device Models.
Interconnect Analysis.
Inductance and Inductive Coupling for On–chip Interconnect.
Synthesis: Overview and Static Topology Optimization.
Global Routing Topology Synthesis.
Optimization of Multi–Source Nets.
Timing Driven Maze Routing.

Okładka tylna:
State–of–the–art methods and current perspectives on interconnect The irrepressible march toward smaller and faster integrated circuits has made interconnect a hot topic for semiconductor research. The effects of wire size, topology construction, and network design on system performance and reliability have all been thoroughly investigated in recent years. Interconnect Analysis and Synthesis provides CAD researchers and engineers with powerful, state–of–the–art tools for the analysis, design, and optimization of interconnect. It brings together a wealth of information previously scattered throughout the literature, explaining in depth available analysis techniques and presenting a range of CAD algorithms for synthesizing and optimizing interconnect. Along with examples and results from the semiconductor industry and 150 illustrations, this practical work features:
∗ Models for interconnect as well as devices and the impact of scaling trends
∗ Modern analysis techniques, from matrix reduction and moment matching to transmission–line analysis
∗ An overview of the effects of inductance on on–chip interconnect
∗ Flexible CAD algorithms that can be generalized for different needs, from buffer insertion to wire sizing to routing topology
∗ Emphasis on realistic problem formulations, addressing key design tradeoffs such as those between area and performance

Koszyk

Książek w koszyku: 0 szt.

Wartość zakupów: 0,00 zł

ebooks
covid

Kontakt

Gambit
Centrum Oprogramowania
i Szkoleń Sp. z o.o.

Al. Pokoju 29b/22-24

31-564 Kraków


Siedziba Księgarni

ul. Kordylewskiego 1

31-542 Kraków

+48 12 410 5991

+48 12 410 5987

+48 12 410 5989

Zobacz na mapie google

Wyślij e-mail

Subskrypcje

Administratorem danych osobowych jest firma Gambit COiS Sp. z o.o. Na podany adres będzie wysyłany wyłącznie biuletyn informacyjny.

Autoryzacja płatności

PayU

Informacje na temat autoryzacji płatności poprzez PayU.

PayU banki

© Copyright 2012: GAMBIT COiS Sp. z o.o. Wszelkie prawa zastrzeżone.

Projekt i wykonanie: Alchemia Studio Reklamy